Building Blocks are seen as fundamental components of future More Electric Power Systems, e.g. More Electrical Aircraft. Core elements supporting the trend are power modules employing solely SiC MOSFETs. In order to take advantage of the high switching speed enabled by SiC, novel modules concepts must be investigated. For example, low inductance planar interconnection technologies, integrated buffer capacitors and damping networks are possible solutions to mitigate switching overvoltages and oscillations at the switching node occurring for conventional modules. In this paper, the analysis and the design of a novel ultra-low inductance 1200 V SiC power module featuring an integrated buffer-damping network are discussed. The power module is first described and characterized with impedance measurements. Afterwards, a general optimization procedure for the sizing and the selection of the integrated components is presented and measurements are performed to verify the analysis and to highlight the improvements of the proposed solution.
T HE More Electrical Aircraft (MEA) concept targets the replacement of mechanic, pneumatic and hydraulic systems of commercial aircraft with electric power converters and actuators, aiming for decreased fuel consumption and/ or emissions reduction, increased reliability and/or lower maintenance effort [1] . The turning point of the trend can be traced back to 2010, when the milestone of 1 MVA of electric power was reached on board of Boeing TM B787. An electric power requirement of 1.6 MVA is planned for the next generation of aircraft [2] , motivating the increased interest of the power electronics community in MEA. In particular, the Horizon2020 European. Project 636170 -Integrated, Intelligent Modular Power Electronic Converter (I2MPECT) [3] , building on the expertise in device packaging, thermal management, converter design and reliability analysis of European industry and academia, intends to demonstrate significant advances in terms of powerto-weight ratio and efficiency of power converters for MEA. The primary goal is the realization of a Power Electronic Building Block (PEBB), i.e. a 99% efficient 3-phase inverter (cf. TABLE I) achieving a power-to-weight ratio of 10 kW kg , i.e. three times higher than nowadays available solutions [4] .
PEBBs, i.e. modular power converters with defined functionality and simplified interfaces, combined with switching stages based on power modules employing solely Silicon Carbide (SiC) semiconductors (All-SiC PMs), can push the already strict requirements concerning compactness and light weight established in the aircraft industry even further, while still enabling reduced complexity and costs. The PEBBs approach reduces the engineering effort both in the design and in the maintenance phase of a power electronic system while SiC intrinsic qualities, e.g. higher switching speed, lower on-state voltage and improved temperature withstanding capability allow a reduction of the losses, output filter downsizing and low cooling requirements [5] . However, in order to guarantee the reliability of the PEBB and to fully utilize SiC performance, an ultra-low inductance PM designs is required. In fact, parasitic inductances in combination with the enabled high switching speed could cause significant overvoltages and undesired ringing [6] . This ultimately compromises the lifetime of the PM and increases its electromagnetic noise emissions [7] .
To explore the state-of-the-art in terms of commutation loop inductance L CL in 1200 V All-SiC PMs [8] [9] [10] , a comprehensive analysis of commercially available PMs is conducted. Most of nowadays available designs employ bond wires to interconnect the dies and feature L CL values in the range of 10 nH to 30 nH (cf . TABLE II) . In order to allow a fair comparison between the PMs, a figure-of-merit is defined as (1) The lower limit of L CL only slightly reduces to around 6 nH if research prototypes are considered [11] [12] [13] [14] [15] . Differently, when planar interconnection technologies are considered [16] , [17] , i.e. bond wires are replaced by wide coplanar structures [18] , L CL can be reduced below 2 nH [19] , [20] (cf .  TABLE III) . PMs adopting this solution provide benchmarks for the next generation of PMs. Additionally, planar interconnection technologies facilitate symmetric designs and enable doublesided cooling [7] , [21] aiming towards an even increased power density. A second measure allowing the utilization of SiC high switching speed is the integration of a buffer capacitor in the PM. It allows the decoupling of L CL from the parasitic inductance (L ext ) of the connection between the PM and the external input filter capacitor [11] . If a sufficient amount of capacitance is selected, the current during the switching transient is provided from the integrated capacitor and only the portion of inductance inside the PM (L CL ) experiences a fast current variation di/dt [22] , mitigating the overvoltage. On the other hand, the paralleling of the buffer capacitor with the external capacitor introduces an undamped resonance network. Therefore, in order to prevent prolonged oscillations, a suitable damping network must be additionally integrated.
Ultimately, the sizing of the buffer capacitor and of the optimized damping network result from a trade-off between required volume and effectiveness of the solution. Moreover, the impact of parasitic inductances, e.g. L CL and L ext , on the performance of the buffer-damping network is not known in advance and therefore a widely applicable approach is desired. Accordingly, the focus of this paper is first on the design and experimental analysis of an All-SiC PM halfbridge arrangement featuring planar interconnections; second, the design procedure for an optimized integrated buffer-damping network with low sensitivity towards parasitic inductance is discussed. In order to experimentally validate the benefits enabled from a low inductance PM design and explore its limit, the PM prototype of Fig. 1 (a) , featuring a planar interconnection technology, is characterized in Section II. The effectiveness of an integrated buffer capacitor against overvoltage is proven with measurements in Section III. Subsequently, in Section IV, the optimization of an integrated damping network is discussed and its performance are analyzed. Afterwards, a guideline for a general design procedure is described in Section V. Finally, conclusions are Fig. 1 . Prototype of the designed PM including two 1200 V SiC power MOSFETs (Cree™ CPM2-1200-0025). The solder pads for gate (G L , G H ) and Kelvin source (S L , S H ) connections are highlighted, as well as the DC and AC terminals of the half-bridge (a). The structure of the PM is clarified with colors (b): the planar interconnections (green and yellow) and the substrate copper layer (blue and red) enable an ultra-low inductance design. The area of the average commutation loop is highlighted. Finally, the equivalent circuit of the PM, including parasitic capacitances and inductances, is illustrated in a schematic (c).
II. ultra-low Inductance All-SiC Pm
The one to one replacement of Si MOSFETs and IGBTs in PMs with SiC MOSFETs does not allow the full exploitation of SiC performance: the enabled high switching speed, in fact, sets more severe constraints on the values of parasitic elements that can be tolerated. Therefore, new challenges during the design phase of All-SiC PMs must necessarily be faced.
In this section, the PM prototype shown in Fig. 1 is characterized, stressing the importance of dies positioning and interconnection technology in order to achieve an ultra-low inductance design. Considerations are deliberately limited to a basic but modular half-bridge structure (i.e. only one die per switch), designed for the specifications reported in TABLE I but for one sixth of the power rating.
A. Analysis of the PM Prototype
The PM shown in Fig. 1 consists of two Cree™ CPM2-1200-0025 SiC power MOSFETs (4 mm×6.4 mm) connected in bridge-leg configuration by a patented planar interconnection technology [16] . In Fig. 1 (b) , the arrangement of dies and the terminals are highlighted. The high-side MOS-FET T H (orange) is pressure silver sintered on the upper (blue) substrate copper layer (300 μm thick) connecting its drain D H (on the back-side of the die) to the positive supply terminal DC + . Similarly, the low-side MOSFET T L (purple) is sintered on the bottom (red) substrate copper layer connecting its drain D L to the AC output. The source contacts of the MOSFETs (S H and S L on the top-side of the dies) are connected depositing a copper layer forming the planar inter-connections (100 μm thick) from S H to AC (green) and from S L to DC_ (yellow). A 50 μm thick polyamide-base material isolates the substrates from the interconnections.
Because of the selected technology, only one copper layer is available, therefore is not possible to overlap yellow and green connections aiming to a vertical design which would yield to an even lower L CL [18] . The area of the horizontal commutation loop (highlighted in grey), including the DC terminals and the MOSFETs, is minimized, whereas the distances are only constrained by the manufacturing process and/or isolation requirements. The overall size of the Al 2 O 3 ceramic substrate (dashed in Fig. 1 (a)-(c)) results 39.4 mm×13.8 mm with an overall maximum thickness of 1.3 mm.
B. Commutation Loop Inductance
In order to verify the effectiveness of this design solution, L CL is characterized with multiple impedance measurements. The measurements are conducted with a precision impedance analyzer Agilent™ 4294A in combination with the adapters 42941A and 16047E. Different adapters and connections to the PM influence the measurement, however the relative standard deviation results below 10%.
More in detail, when both MOSFETs are conducting, the circuit seen from the DC terminals of the PM can be approximated by a RL series connection, where R = 2R ds,on and L = L CL . Differently, when both MOSFETs are in the blocking state, the impedance resemble a LC series connection, where L = L CL and (2) is defined by the parasitic capacitances of the two SiC MOS-FETs connected in series (neglecting C P ). The impedance of ideal RL and LC equivalent circuits are analytically calculated in the frequency domain and the value of R, L and C are selected in order to best approximate the measured curves, as shown in Fig. 2 . The value of R ds,on is additionally measured during the conduction of a DC current where, in accordance with [25] , approximately 25 mΩ results for each MOSFET; moreover, inserting in (2) the values of the parasitic capacitances specified in [25] for v ds = 0 V, an equivalent capacitance C = 1.4 nF results as expected. Even if the frequency measurement range of the instrument is limited to 110 MHz, the analytical curves clearly converge to the extrapolated value of L CL = 1.6 nH.
Remark: nowadays, the evaluation of L CL is typically entrusted to the electromagnetic modelling of the PM supported by specialized softwares, such as Ansoft™ Q3D [12] [13] [14] . According to the trend, the 3D CAD file provided from the PM manufacturer is imported in Q3D and, after simulating the described experiment, L CL = 2.7 nH results. The relative discrepancy is significant and the simulated value shows excessive variations depending on the setting of the excitation ports in the simulation tool. This issue is under investigation [26] , however the cause is identified in the hypothesis of equipotential excitation ports, ultimately representing the boundary conditions for the simulated electromagnetic problem.
C. Gate Loop Inductance
The connection from the PM to the gate driver plays an important role in the shaping of the voltage and current waveforms during a switching transient. In a first approximation, the path from the driver to the gate connection on the die can be represented with the inductance L g shown in Fig. 1 (c) . Intuitively, L g limits the changes of the gate current, reducing the bandwidth of the driver. This consequently increases the delay time and the current rise time, ultimately increasing the switching losses [27] .
Additionally, the charging process of C gs excites a resonance at and, in order to limit v gs below the gate voltage rating of the MOSFET, a lower boundary for the gate resistance R g,lim is set. R g,lim is proportional to L g , but while being effective in damping the resonance, it also limits the maximum switching speed.
Based on the premises above, it is clear that the minimization of the gate connections length should be of main concern for the design of a PM. The integration of the gate driver is only ideally a valid option, because it requires additional effort, leads to higher costs and size, and increases the failure rate of the PM [28] . Short, wide and coplanar connections are more realistically advised as best practice. For convenience, however, gate and source terminals are typically routed all together and next to each other to one side of the PM. Adopting this approach, the value of L g can easily reach 30 nH [11] , resulting in the mentioned drawbacks.
Additionally, if the connection to the source of a MOS-FET is partially shared between gate driver and bridge-leg, a fraction of L g (L s in Fig. 1 (c) ), known as common source inductance, is shared with the path defining L CL . Consequently, a change on i ds directly affects v gs according to (3) E.g. with a current slope of 10 , each 100 pH of L s subtracts 1 V from v gs,0 during a turn-on transition, providing a negative feedback reducing the switching speed. This issue is well known and can be avoided splitting the power source and the gate source connection, i.e. Kelvin source. It is less transparent, instead, that even if L g and L CL are physically independent, the magnetic coupling between them (M g,CL ) basically plays the same role as L s . Although it is difficult to experimentally quantify the impact of M g,CL on v gs , it is important to be aware of its consequences once the gate driver is arranged in the close proximity of the PM.
In the considered PM, gate and Kelvin source solder pads are directly accessible from the top of the dies (G L , G H and S L , S H indicated in Fig. 1 (a) ). In particular, S H directly contacts T H and is separated from the copper interconnection carrying the load current to AC (yellow); the same applies for S L , separated from DC_. Short and wide copper connections are used to connect the solder pads to the driver, reducing L g to only 6 nH. In this way, low values of R g could be selected, achieving high switching speed therefore minimizing the switching losses without the risk of damaging the gate dielectric. With the aim of further reducing L g , a solution featuring overlapping gate connections on a flexible PCB could be used. In the case at hand, Q3D simulations performed on the complete setup [26] , obtained by merging the CAD file of the PM and of the gate driver PCB, showed negligible coupling. 
III. InteGrated caPacItIve snuBBer
The amount of capacitance necessary at the DC side of a converter (C dc ) can vary in a wide range depending on the power rating and input voltage V dc and it typically results in a bulky structure (e.g. C dc ≈ 100 μF in the considered setup) that hardly finds place in the closest proximity of the switching stage, i.e. the PM. The inductances of the conductors connecting C dc to the DC terminals of the PM significantly contribute to the total power loop inductance L PL = L ext + L CL . In particular, its ideal lower boundary is limited by the parasitic inductance of C dc (ESL), typically in the order of 10 nH to 20 nH [29] . A significant L ext vanishes the benefit of a low inductance PM design, therefore a possible solution, i.e. the integration of a buffer capacitor in the PM (cf. Fig. 3 ), is analyzed in this section.
The circuit supporting the first part of the explanation is shown in Fig. 4 (a) . It represents the PM of Fig. 1 A current step through Lext, originating from the switching transition, excites the resonance between L PL and C o (C dc →∞). C o represents the parallel connection of the output capacitance (C oss ) of the low-side MOSFET T L with the parasitic capacitance of the PM from the switching node to DC_ (C p cf. Fig. 1 (c) ). While the latter depends only on the geometry of the PM (i.e. C p = 45 pF), C oss is non-linear, i.e. C oss (v ds ); however, in order to best model the resonance occurring on a DC voltage bias, C oss (V dc ) = 215 pF [25] is considered. This results in C o = 260 pF.
The frequency dependent parasitic resistance R ac (f) > R ds,on of the L PL C o resonant network, typically much smaller than its characteristic impedance, ≈ 8 Ω, is the only damping element present. Consequently, a voltage spike and a prolonged oscillation at the voltage v ov across T L occurs, as shown in blue in Fig. 5 . v ov reaches 896 V (v ov,pk ), more than 300 V above V dc , and strongly oscillates when R g = 1.5 Ω. This waveform provides other information on the parameters of the equivalent circuit of Fig. 4 (a) . Knowing Fig. 4 (a) , enabling the simulation of the waveforms of v ov ; hence, the oscillation after the switching transient and its decay can be compared with measurements. However, correct initial conditions, i.e. the amplitude of the current step i out,pk exciting the resonance, must be set and therefore must be known in advance. For this reason, a measurements-based approach is initially preferred to optimize the buffer-damping network.
With the integration of the buffer capacitor C b in the PM, as shown in Fig. 4 (b) and Fig. 3 , L PL is split in L ext and L CL , and L CL is minimized. Consequently, the high frequency current components excited during the switching transient are confined in a smaller loop (green in Fig. 4 (b) ) and bypass L ext , significantly reducing v ov,pk . With the final goal of quantifying the achievable improvements and dimensioning C b , several experiments are performed.
Two measured waveforms (red and yellow) are shown in Fig. 5 for two different values of C b = 2.5 nF and 10 nF. The main resonant frequency is now shifted to f ext = <f tot (f ext = 26 MHz and 13 MHz, respectively) because C b > C o and L ext ≈ L PL . Due to the lower resonant frequency, R ac reduces (R ac (f ext ) ≈ 0.1 Ω,...0.2 Ω) and correspondingly increases to 105 ns and 294 ns, prolonging the oscillation.
Moreover, connecting C b , a second resonant network resonating at f int = = 247 MHz > f tot (because L CL < L PL ) is formed. The associated oscillation is only partially visible on the waveforms, given the ultra-low inductance design and the higher value of frequency dependent resistance. Nevertheless, if needed, it can be damped at the AC side of the PM [30] . However, it is worth noticing that, if f int exceeds the parasitic frequency of the output filter, less attenuation might be guaranteed from it. Fig. 5 provides an additional information on the effective capacitance of C b . In this setup, C b is implemented by connecting one or more Kemet™ 1500 V X7R ceramic capacitors [31] with values between 4.7 nF and 12 nF in parallel (cf. Fig. 3) . A reduction of capacitance, due to the DC voltage offset, is expected and confirmed from the measurements.
Knowing L ext and measuring f ext , the effective value of C b can be calculated in the different cases; the resulting capacitance is always approximately half of the nominal value C b,nom . For the sake of clarity, the reported value of capacitance always refers to the effective one.
Overvoltage and oscillation can become more severe in case of higher switching speed or in designs featuring bigger L ext . Fig. 6 (a) summarizes v ov,pk for different combinations of R g and L ext which, without C b , have a strong influence on v ov,pk . As can be noted, L ext = 35 nH and R g = 1.5 Ω cause v ov to exit the Safe Operating Area (SOA) of the MOSFET. Increasing R g to 5 Ω (1-red) or integrating C b = 2.5 nF (2-orange) is almost equally effective against v ov,pk . However, the second option guarantees a better trade-off with respect to switching losses [32] . Clearly, the setup featuring smaller L ext (light and dark blue) shows reduced v ov,pk in the same conditions.
C b = 2.5 nF is sufficient to maintain v ov,pk < 900 V for all the considered combinations. Increasing C b to 5 nF is only effective on the worst case (orange), whereas C b > 5 nF brings no real further improvement from this point of view. This is clarified in Fig. 6 (b) , where the sensitivity of v ov,pk towards L ext is plotted. Almost independently from R g , the sen- To conclude, it is worth mentioning once again that the performance of this solution (i.e. integration of C b ) are supported by the ultra-low inductance PM design (i.e L CL = 1.6 nH). For example, assuming L CL = 15 nH, it is clear that no value of C b could reduce v ov,pk below the limit obtained with L ext = 15 nH and without C b integrated in the PM (i.e. 896 V).
Iv. damPInG network oPtImIzatIon
As discussed in Section III, C b effectively limits v ov,pk and relaxes the design constraints on L PL , but indirectly modifies the impedance of the input filter (Z 0 in Fig. 4 (b) ) as shown in Fig. 7 . As a consequence, the main resonant frequency, clearly visible at the output voltage v ov , is shifted from f tot to f ext < f tot . As described in Section III, due to the reduction of R ac , less damping is provided and the oscillation is prolonged. Then, with the considered values, fext enters the regulated EMC spectrum (f ext < 30 MHz) negatively affecting the electromagnetic noise compatibility of the PEBB. Finally, the ringing at v ov reflects on the current flowing through C dc ; the comparable amplitude and reduced damping degrade its lifetime.
This premise motivates the analysis and the optimization of a damping network presented in this section. Different damping solutions are discussed in literature [33] ; the simplest damping approach avoiding steady-state losses is a series R d C d network in parallel with C b [34] , [35] (cf. Fig.  3 and Fig. 4 (c) ). This approach is selected to facilitate the integration in the PM. In first place, a design procedure should be defined to dimension R d and C d , once L ext and C b are fixed. [33] proposes an optimization routine that, given the maximum allowed peak of the buffer-damping (C b -R d C d ) network output impedance (Z 0,pk ), provides the value for R d and C d ensuring optimal damping, i.e. minimizing C d .
This closed form procedure is preferred over an analytical approach [36] . In order to explore the effectiveness of this solution, a wide set of measurements with damping network featuring different combinations of R d and C d is performed and the results are commented in the following. Fig. 8 (a) shows Z 0,pk for different R d -C d pairs in the range 0.5 Ω < R d < 10 Ω and 2 nF < C d < 10 nF with L ext = 15 nH, C b = 2.5 nF and R ac = 200 mΩ. Onlythree values for R d (0.5 Ω, 1.5 Ω and 4.7 Ω) and C d (2.5 nF, 5 nF and 10 nF) are considered in the experiments. Thus, the highlighted nine different combinations for R d and C d , having Z 0,pk in the range between 1.8 Ω and 9.4 Ω, are analyzed. The performance of the damping network outside this range rapidly decay. In Fig. 8 (b)-(d) , the corresponding measured waveforms of v ov are illustrated.
Because of the additional capacitance C d and resistance R d , v ov,pk is now limited to values below 600 V, even if C b = 2.5 nF is considered. As shown in red in Fig. 8 (c) , Z 0,pk = 3 Ω (e.g. R d = 1.5 Ω and C d = 5 nF) results to be sufficient to limit v ov,pk below V dc + 50 V and to cancel the oscillation after its first peak in the considered conditions. Correspondingly, Fig.  7 (yellow) shows how the integration of this R d C d network reduces Z 0,pk from 30 Ω to 3 Ω, effectively damping the resonance. A C b -R d C d network featuring a smaller Z 0,pk (yellow in Fig. 8 (c) ) does not show significant improvement on the damping performance, however, the associated value of C d increases, complicating the integration. Fig. 8 (b) and (d) additionally confirm how Z 0,pk is a good indicator of the performance of the damping network. Given the shape of the isolines, Fig. 8 (d) shows three measurements where, even changing the value of C d , Z 0,pk remains between 4 Ω and 5 Ω. As a consequence, the resulting vov waveforms are similar in the three cases. Differently, the three measurements reported in Fig. 8 (b) cover almost the full range of Z 0,pk (i.e. 2.5 Ω, ... 9.4 Ω) and the performance of the damping network significantly improves (i.e. from almost ineffective to comparable with the optimized design). Ultimately, the values reported in the first row of TABLE V (L ext = 15 nH) are selected.
In Fig. 8 (a) , the locus of [33]-optimum solutions, revisited to consider the influence of R ac , is additionally marked with a white dashed line. As expected, fixed Z 0,pk (i.e. an isoline), it selects the corresponding design featuring minimum C d . Therefore, an alternative usage of the 2D-plot of Fig. 8 (a) consists in finding the value of R d minimizing Z 0,pk once the maximum value of C d is given, e.g. from volume constraints. The entire optimization procedure is repeated for L ext = 35 nH and the values of the resulting components are also reported in TABLE V for comparison. Intuitively, a bigger C d Fig. 7 . Output impedance of the C b -R d C d network (Z 0 ) for C b = 2.5 nF with (yellow) and without (red) the damping network. The optimized damping network (R d = 1.5 Ω and C d = 5 nF) reduces Z 0,pk from 30 Ω to 3 Ω according to the specifications. The impedance without C b seen from the AC terminal is also plotted (blue) to highlight the shifting of the main resonance from f tot to f ext .
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is now required to limit Z 0,pk to 3 Ω, given the bigger L ext . In order to understand the correlation between the optimized designs and the value of L ext , the sensitivity of Z 0,pk towards L ext is calculated and the results are reported in Fig. 9 , where the orange and light green curves are relative to the networks of TABLE V. Given the same C b = 2.5 nF, the damping network designed for L ext = 15 nH requires only half of the overall capacitance but features four times higher sensitivity compared to the design optimized for L ext = 35 nH. Being Z 0,pk the figure-of-merit of the damping network, depending on the application, the second solution could be preferred.
In fact, for the first design, considering 152 only 10 nH more than expected results in Z 0,pk = 4.5 Ω and sub-optimal performance comparable to Fig. 8 (c) . This information is important because Lext is typically unknown to the PM designer who is sizing the C b -R d C d network. Consequently, Z 0,pk should be set with a certain margin to the desired limit (e.g. Z 0,pk = 1.5 Ω to obtain 3 Ω when L ext is 10 nH more than expected) or a worst case L ext should be considered. The behavior of the two optimized snubbers (TABLE V) is finally examined. The measured peak voltage across R d amounts to around 50 V in both cases and is therefore not of concern. Differently, the occurring losses could be problematic: in the considered setup, with a switching frequency of 30 kHz, the losses amount to 0.75 W and 1.25 W in the case of L ext = 15 nH and 35 nH respectively. Intuitively, a more critical situation (i.e. L ext = 35 nH) generates more losses to achieve the same performance. Nevertheless, in both cases a power resistor rated for 2 W (Vishay™ Thin Film power resistors [37] ) can be used, as shown in Fig. 3 .
v. desIGn Procedure GuIdelIne
After clarifying the optimization of the damping network, a guideline of the described procedure for the design of the C b -R d C d network (Section III and IV) is provided in this section (cf. Fig. 10 ). First, the followed measurements-based approach is considered:
(i) Worst Case Conditions: setup the DPT in the worst case scenario, i.e. for the highest V dc , I out , L ext and L g . (ii) Optimization Constraints: define the safety margins v gs,max and v ov,max . Limit the maximum value of C b and C d that can be integrated in the PM, e.g. a 1210 ceramic chip (C max ) due to limited volume. (iii) Buffer Capacitor: measure v ov,pk after a hard turn-off switching transition of T L in the DPT setup. Iteratively decrease the value of R g and increase the value of C b until the highest switching speed (R g = 0 Ω or v gs > v gs,max ) limiting v ov,pk < v ov,max with C b < C max is reached (cf. Fig. 6 (a) ). Further increasing L ext only slightly Fig. 8 . Peak of the output impedance of the buffer-damping network (Z 0,pk ) for 0.5 Ω < R d < 10 Ω and 2 nF < C d < 10 nF (a). The colored dots highlight the combinations of R d and C d whose associated v ov measured waveforms are shown in (b), (c) and (d). Finally, the white dashed line represents the locus of the optimum designs according to [33] . C b is fixed to 2.5 nF, L ext to 15 nH and R ac to 200 mΩ. increases v ov,pk (cf. Fig. 6 (b) ). (iv) Parasitic Elements: extract the values of L ext and R ac from the ringing and the damping at v ov (cf. Fig. 5 ). (v) Damping Network: for given C b , L ext and R ac calculate Z 0 for a defined range of R d and C d < C max (cf. Fig. 7 ). Plot Z 0,pk as a function of R d and C d (cf. Fig. 8  (a) ) and select the R d C d pair minimizing Z 0,pk . (vi) Verification: v ov,pk is reduced further below v ov,max and the oscillation is optimally damped (cf. Fig. 8 (c) ).
Measure the losses occurring in R d to guarantee continuous operation. Further increasing L ext only slightly worsen the damping performance (cf. Fig. 9 ). If at the end of the procedure the result is too conservative, the constraints on v ov,max and C max can be tightened and the steps from (iii) on repeated. A more compact or more efficient, but as well effective, design is obtained. Differently, if the specifications cannot be met, the mentioned constraints must be loosened or L ext must be reduced.
A simplified simulation-based approach is validated in parallel to the entire analysis. The equivalent circuit shown in Fig. 4 can reproduce the damped and undamped measured waveforms of v ov once all its parameters are correctly set. While the values of the parasitic elements R ac (f), L ext and L CL can be entrusted to FEM simulators, the amplitude of the current step exciting the circuit, i.e. the peak of the switched current i out,pk is unknown. Unfortunately, the capacitive current peak and the reverse recovery current peak, non-linear and correlated to the MOSFETs' characteristics and dynamics, add to the load current i out . Therefore, either full confidence is placed on the Spice model of the MOSFETs (when available), or conservative assumptions, based on the MOS-FETs datasheet, are necessary. Nevertheless, the analytical approach summarized in Fig. 4 (c) and TABLE IV is valu-able, especially for a preliminary analysis of the problem.
Finally, it is worth noticing that the applicability of the guideline can be generally extended to PMs without integrated buffer capacitors and to PCB-based converters where C dc does not find place in the closest proximity of the bridge-leg.
vI. conclusIon
A novel, ultra-low inductance (i.e. 1.6 nH) All-SiC PM for More Electrical Aircraft application featuring a planar interconnection technology is analyzed in this paper.
Despite the low parasitic inductance of the PM, the full exploitation of SiC power MOSFETs' high switching speed requires precautions concerning switching overvoltages and ringing at the switching node. Measurements proved that the integration of a buffer capacitor is generally an effective measure to minimize the drawbacks associated to the parasitic inductance of the connection to the external capacitor. However, although this solution mitigates the overvoltage, it even aggravates the oscillation, as now a resonant network is formed by the two capacitors and the inductance of the interconnection. Consequently, the integration of a R d C d damping network is recommended. At the expenses of only 1 W of losses and in a limited footprint, the switching overvoltage peak is significantly reduced (-80%) and the oscillation is optimally damped. Both solutions are analyzed in detail, optimized for the considered setup, verified with measurements and finally commented.
Ultimately, the designed PM is operated with a gate resistance of only 1.5 Ω (in order to minimize the switching losses) without experiencing any undesired effect due do the achieved high switching speed. This outcome validates the effectiveness of the buffer-damping network and allows the designers to explore the limit performance enabled from All-SiC PMs featuring planar interconnection technologies.
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